Attorney's Docket No.: 07977-280001 / US5027 Applicant: Shunpei Yamazaki et al

Serial No.: 09/894,950 : June 27, 2001 Filed

: 2 of 12 Page

## Amendments to the Claims:

This listing of claims replaces all prior versions and listings of claims in the application:

## Listing of Claims:

1. (Original) A semiconductor device comprising:

a shielding film formed on an insulating surface;

a planarization insulating film formed on the insulating surface so as to cover the shielding film; and

a semiconductor layer formed so as to be in contact with the planarization insulating film,

wherein the shielding film overlaps the semiconductor layer with the planarization insulating film sandwiched therebetween, and

wherein the planarization insulating film is polished by CMP before the semiconductor layer is formed.

- 2. (Original) A device according to claim 1, wherein a thickness of the shielding film is  $0.1 \mu m$  to  $0.5 \mu m$ .
- 3. (Original) A device according to claim 1, wherein the shielding film is tapered around the edge.
  - 4. (Original) A digital camera comprising a semiconductor device according to claim 1.
  - 5. (Original) A video camera comprising a semiconductor device according to claim 1.

Serial No.: 09/894,950 Filed: June 27, 2001

Page : 3 of 12

6. (Original) A goggle type display device comprising a semiconductor device according to claim 1.

- 7. (Original) An audio system comprising a semiconductor device according to claim 1.
- 8. (Original) A notebook personal computer comprising a semiconductor device according to claim 1.
- 9. (Original) A portable information terminal comprising a semiconductor device according to claim 1.
  - 10. (Original) A DVD player comprising a semiconductor device according to claim 1.
  - 11. (Original) A semiconductor device comprising:
  - a shielding film formed on an insulating surface;
- a planarization insulating film formed on the insulating surface so as to cover the shielding film; and
- a thin film transistor including an active layer, the transistor being formed so as to be in contact with the planarization insulating film,

wherein the active layer has a channel formation region,

wherein the shielding film overlaps the entire channel formation region with the planarization insulating film sandwiched therebetween, and

wherein the planarization insulating film is polished by CMP before the active layer is formed.

12. (Original) A device according to claim 11, wherein a thickness of the shielding film is 0.1  $\mu$ m to 0.5  $\mu$ m.

Serial No.: 09/894,950 Filed: June 27, 2001

Page : 4 of 12

13. (Original) A device according to claim 11, wherein the shielding film is tapered around the edge.

- 14. (Original) A digital camera comprising a semiconductor device according to claim 11.
- 15. (Original) A video camera comprising a semiconductor device according to claim 11.
- 16. (Original) A goggle type display device comprising a semiconductor device according to claim 11.
- 17. (Original) An audio system comprising a semiconductor device according to claim 11.
- 18. (Original) A notebook personal computer comprising a semiconductor device according to claim 11.
- 19. (Original) A portable information terminal comprising a semiconductor device according to claim 11.
  - 20. (Original) A DVD player comprising a semiconductor device according to claim 11.
  - 21. (Currently Amended) A semiconductor device comprising:
  - a lower layer capacitance wiring formed on an insulating surface;
- a planarization insulating film formed on the insulating surface so as to cover over the lower layer capacitance wiring; [[and]]

Serial No.: 09/894,950 Filed: June 27, 2001

Page : 5 of 12

a capacitance wiring formed so as to be in contact with the planarization insulating film; and [[,]]

## a pixel electrode electrically connected to the capacitance wiring,

wherein the lower layer capacitance wiring overlaps the capacitance wiring with the planarization insulating film sandwiched therebetween, and

wherein the planarization insulating film is polished by CMP before the capacitance wiring is formed.

- 22. (Original) A device according to claim 21, wherein the thickness of the lower layer capacitance wiring is 0.1  $\mu$ m to 0.5  $\mu$ m.
- 23. (Original) A device according to claim 21, wherein the lower layer capacitance wiring is tapered around the edge.
- 24. (Original) A device according to claim 21, wherein the thickness of the planarization insulating film is 0.5  $\mu$ m to 1.5  $\mu$ m.
- 25. (Original) A digital camera comprising a semiconductor device according to claim 21.
- 26. (Original) A video camera comprising a semiconductor device according to claim 21.
- 27. (Original) A goggle type display device comprising a semiconductor device according to claim 21.
- 28. (Original) An audio system comprising a semiconductor device according to claim 21.

Serial No.: 09/894,950 Filed: June 27, 2001

Page : 6 of 12

29. (Original) A notebook personal computer comprising a semiconductor device according to claim 21.

- 30. (Original) A portable information terminal comprising a semiconductor device according to claim 21.
  - 31. (Original) A DVD player comprising a semiconductor device according to claim 21.
  - 32. (Previously Presented) A semiconductor device comprising:

a shielding film, a lower layer capacitance wiring and a lower layer wiring that are formed on an insulating surface;

a planarization insulating film formed on the insulating surface so as to cover the shielding film, the lower layer capacitance wiring and the lower layer wiring;

a thin film transistor including an active layer, the transistor being formed over the planarization insulating film; and

a capacitance wiring formed over the planarization insulating film,

wherein the active layer has a channel formation region,

wherein the shielding film overlaps the entire channel formation region with the planarization insulating film sandwiched therebetween,

wherein the lower layer capacitance wiring overlaps the capacitance wiring with the planarization insulating film sandwiched therebetween,

wherein the thin film transistor has a gate electrode electrically connected to the lower layer wiring, and

wherein the planarization insulating film is polished by CMP before the active layer is formed.

Serial No.: 09/894,950 Filed: June 27, 2001

Page : 7 of 12

33. (Original) A device according to claim 32, wherein the shielding film, the lower layer capacitance wiring and the lower layer wiring each has a thickness of 0.1  $\mu$ m to 0.5  $\mu$ m.

- 34. (Original) A device according to claim 32, wherein the shielding film, the lower layer capacitance wiring and the lower layer wiring are tapered around their edges.
- 35. (Original) A device according to claim 32, wherein the thickness of the planarization insulating film is 0.5  $\mu$ m to 1.5  $\mu$ m.
- 36. (Original) A digital camera comprising a semiconductor device according to claim 32.
- 37. (Original) A video camera comprising a semiconductor device according to claim 32.
- 38. (Original) A goggle type display device comprising a semiconductor device according to claim 32.
- 39. (Original) An audio system comprising a semiconductor device according to claim 32.
- 40. (Original) A notebook personal computer comprising a semiconductor device according to claim 32.
- 41. (Original) A portable information terminal comprising a semiconductor device according to claim 32.
  - 42. (Original) A DVD player comprising a semiconductor device according to claim 32.

Serial No. : 09/894,950 Filed : June 27, 2001

Page : 8 of 12

film,

43. (Original) A method of manufacturing a semiconductor device, comprising the steps of:

forming a shielding film that is in contact with an insulating surface; forming an insulating film on the insulating surface so as to cover the shielding film; polishing the insulating film by CMP to form a planarization insulating film; and forming a semiconductor layer such that it is in contact with the planarization insulating

wherein the shielding film overlaps the semiconductor layer with the planarization insulating film sandwiched therebetween.

- 44. (Original) A method according to claim 43, wherein the thickness of the shielding film is 0.1  $\mu$ m to 0.5  $\mu$ m.
- 45. (Original) A method according to claim 43, wherein the shielding film is tapered around the edge.
- 46. (Original) A method according to claim 43, wherein the thickness of the planarization insulating film is 0.5  $\mu$ m to 1.5  $\mu$ m.
- 47. (Original) A method of manufacturing a semiconductor device, comprising the steps of:

forming a shielding film that is in contact with an insulating surface; forming an insulating film on the insulating surface so as to cover the shielding film; polishing the insulating film by CMP to form a planarization insulating film; and forming a thin film transistor including an active layer such that it is in contact with the planarization insulating film,

wherein the active layer has a channel formation region, and

Serial No.: 09/894,950 Filed: June 27, 2001

Page : 9 of 12

wherein the shielding film overlaps the entire channel formation region with the planarization insulating film sandwiched therebetween.

48. (Original) A method according to claim 47, wherein the thickness of the shielding film is 0.1  $\mu m$  to 0.5  $\mu m$ .

- 49. (Original) A method according to claim 47, wherein the shielding film is tapered around the edge.
- 50. (Original) A method according to claim 47, wherein the thickness of the planarization insulating film is 0.5  $\mu$ m to 1.5  $\mu$ m.
- 51. (Currently Amended) A method of manufacturing a semiconductor device, comprising the steps of:

forming a lower layer capacitance wiring that is in contact with over an insulating surface;

forming an insulating film on the insulating surface so as to cover <u>over</u> the lower layer capacitance wiring;

polishing the insulating film by CMP to form a planarization insulating film; [[and]] forming a capacitance wiring such that it is in contact with the planarization insulating film[[,]]; and

forming a pixel electrode electrically connected to the capacitance wiring, wherein the lower layer capacitance wiring overlaps the capacitance wiring with the planarization insulating film sandwiched therebetween.

52. (Original) A method according to claim 51, wherein the thickness of the lower layer capacitance wiring is  $0.1~\mu m$  to  $0.5~\mu m$ .

Serial No.: 09/894,950

Filed : June 27, 2001
Page : 10 of 12

53. (Original) A method according to claim 51, wherein the lower layer capacitance wiring is tapered around the edge.

- 54. (Original) A method according to claim 51, wherein the thickness of the planarization insulating film is 0.5  $\mu$ m to 1.5  $\mu$ m.
- 55. (Previously Presented) A method of manufacturing a semiconductor device, comprising the steps of:

forming a shielding film, a lower layer capacitance wiring and a lower layer wiring that are in contact with an insulating surface;

forming an insulating film on the insulating surface so as to cover the shielding film, the lower layer capacitance wiring and the lower layer wiring;

polishing the insulating film by CMP to form a planarization insulating film; and forming a capacitance wiring and a thin film transistor that includes an active layer over the planarization insulating film,

wherein the active layer has a channel formation region,

wherein the shielding film overlaps the entire channel formation region with the planarization insulating film sandwiched therebetween,

wherein the lower layer capacitance wiring overlaps the capacitance wiring with the planarization insulating film sandwiched therebetween, and

wherein the thin film transistor has a gate electrode electrically connected to the lower layer wiring.

- 56. (Original) A method according to claim 55, wherein the shielding film, the lower layer capacitance wiring and the lower layer wiring each has a thickness of 0.1  $\mu$ m to 0.5  $\mu$ m.
- 57. (Original) A method according to claim 55, wherein the shielding film, the lower layer capacitance wiring and the lower layer wiring are tapered around their edges.

Serial No. : 09/894,950 Filed : June 27, 2001 Page : 11 of 12

58. (Original) A method according to claim 55, wherein the thickness of the planarization insulating film is 0.5  $\mu$ m to 1.5  $\mu$ m.